pc87303-iad/vul资料 | |
![]() |
pc87303-iad/vul |
file size : 116 kb
manufacturer: description: figures 1 through 8 show the timing of the input and output pins. the mc145532 determines the mode of the timing sig- nals, either short or long frame, for each enable, independent of the mode of any previous enables. a transition from short frame to long frame mode or vice versa will cause at least one frame of data to be destroyed. each of the four sets of i/o pins determines its mode independent of the other sets. thus the encoder input could be operating with long frame timing and the output could be operating with short frame tim- ing. note that the short frame timing on the input enables can only be used with the 32 kbps transcoding rate. the number of data clock falling edges enclosed by the input enable line (eie or die) determines both the short frame or long frame mode and the transcoding rate. the mode of the input or out- put is determined each frame. in all modes, the data is cap- tured by the mc145532 on the falling edge of either edc or ddc. |
1pcs | 100pcs | 1k | 10k | ||
型 号:pc87303-iad/vul 厂 家: 封 装:0633 批 号:smd 数 量:3748 说 明: |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:林浩/林妮 |
电 话:0755-82532799/82532766/83989559 |
手 机:13510168121/13725556003 |
qq:496982847/351622092 |
msn:linearic@hotmail.com |
传 真:0755-82532766 |
email:maxim_zi@126.com |
公司地址: 深圳市福田区佳和大厦b座1802室 门市部:华强广场 q2a114展销柜 |