ltc1382csw资料 | |
![]() |
ltc1382csw |
file size : 116 kb
manufacturer:linear description:enable or write enable, whichever occurs last. the data inputs/outputs are latched by the com- mand interface on the rising edge of chip enable or write enable, whichever occurs first. output en- able must remain high, vih, during the whole bus write operation. see figures 9 and 10, write ac waveforms, and tables 15 and 16, write ac characteristics, for details of the timing require- ments. output disable. the data inputs/outputs are in the high impedance state when output enable is high, vih. standby. when chip enable is high, vih, the memory enters standby mode and the data in- puts/outputs pins are placed in the high-imped- ance state. to reduce the supply current to the standby supply current, icc2, chip enable should be held within vcc 0.2v. for the standby current level see table 13, dc characteristics. during program or erase operations the memory will continue to use the program/erase supply current, icc3, for program or erase operations un- til the operation completes. |
1pcs | 100pcs | 1k | 10k | ||
型 号:ltc1382csw 厂 家:linear 封 装:0529 批 号:smd 数 量:2856 说 明: |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:林浩/林妮 |
电 话:0755-82532799/82532766/83989559 |
手 机:13510168121/13725556003 |
qq:496982847/351622092 |
msn:linearic@hotmail.com |
传 真:0755-82532766 |
email:maxim_zi@126.com |
公司地址: 深圳市福田区佳和大厦b座1802室 门市部:华强广场 q2a114展销柜 |