max795sesa资料 | |
![]() |
max795sesa |
file size : 116 kb
manufacturer:maxim description:• double-data-rate architecture; two data transfers per clock cycle • bidirectional data strobe(dqs) • four banks operation • differential clock inputs(ck and ck) • dll aligns dq and dqs transition with ck transition • mrs cycle with address key programs -. read latency 2, 2.5 (clock) -. burst length (2, 4, 8) -. burst type (sequential & interleave) • all inputs except data & dm are sampled at the positive going edge of the system clock(ck) • data i/o transactions on both edges of data strobe • edge aligned data output, center aligned data input • ldm,udm/dm for write masking only • auto & self refresh • 7.8us refresh interval(8k/64ms refresh) • maximum burst refresh cycle : 8 • 60 ball fbga package |
1pcs | 100pcs | 1k | 10k | ||
型 号:max795sesa 厂 家:maxim 封 装:0618 批 号:sop8 数 量:7852 说 明: |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:林浩/林妮 |
电 话:0755-82532799/82532766/83989559 |
手 机:13510168121/13725556003 |
qq:496982847/351622092 |
msn:linearic@hotmail.com |
传 真:0755-82532766 |
email:maxim_zi@126.com |
公司地址: 深圳市福田区佳和大厦b座1802室 门市部:华强广场 q2a114展销柜 |