 |
|||||||
|
|||||||
|
|
|||||||
|
|||||||
|
|
| opa2052u资料 | |
|
opa2052u |
|
file size : 116 kb
manufacturer: description:the 512mb ddr2 sdram is organized as a 32mbit x 4 i/os x 4 banks, 16mbit x 8 i/os x 4banks or 8mbit x 16 i/os x 4 banks device. this synchronous device achieves high speed double- data-rate transfer rates of up to 533mb/sec/pin (ddr2-533) for general applications. the chip is designed to comply with the following key ddr2 sdram features such as posted cas with additive latency, write latency = read latency -1, off-chip driver(ocd) impedance adjustment and on die termination. all of the control and address inputs are synchronized with a pair of externally supplied differential clocks. inputs are latched at the crosspoint of differential clocks (ck rising and ck falling). all i/os are synchronized with a pair of bidirectional strobes (dqs and dqs) in a source synchronous fashion. the address bus is used to convey row, column, and bank address information in a ras/ cas multiplexing style. for example, 512mb(x4) device receive 14/11/2 addressing. the 512mb ddr2 device operates with a single 1.8v 0.1v power supply and 1.8v 0.1v vddq. the 512mb ddr2 device is available in 60ball fbgas(x4/x8) and in 84ball fbgas(x16). |
|
| 1pcs | 100pcs | 1k | 10k | ||
|
型 号：opa2052u 厂 家： 封 装：0618 批 号： 数 量：7758 说 明： |
|||||
|
运 费： 所在地： 新旧程度： |
|||||
| 联系人：林浩/林妮 |
| 电 话：0755-82532799/82532766/83989559 |
| 手 机：13510168121/13725556003 |
| qq：496982847/351622092 |
| msn：linearic@hotmail.com |
| 传 真：0755-82532766 |
| email：maxim_zi@126.com |
| 公司地址： 深圳市福田区佳和大厦b座1802室 门市部：华强广场 q2a114展销柜 |
九游j9官网登录入口的版权所有：深圳市浩兴电子有限公司九游j9官网登录入口的版权所有 九游j9官网登录入口的技术支持：维库电子市场网
访问统计：
建议使用分辨率:1024*768 九游j9官网登录入口的友情链接
后台管理
