opa2343ua资料 | |
![]() |
opa2343ua |
file size : 116 kb
manufacturer: description:once initiated, the block dma transfer will proceed as the controller outputs the data address, simultaneous memr and iow pulses, and selects an i/o device via the dma acknowledge (dack) outputs. the data byte flows directly from the ram to the i/o device. after each byte is transferred, the address is automatically incremented (or decremented) and the word count is decremented. the operation is then repeated for the next byte. the controller stops transferring data when the word count register underflows, or an external eop is applied. |
1pcs | 100pcs | 1k | 10k | ||
型 号:opa2343ua 厂 家: 封 装:0618 批 号:smd 数 量:7758 说 明: |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:林浩/林妮 |
电 话:0755-82532799/82532766/83989559 |
手 机:13510168121/13725556003 |
qq:496982847/351622092 |
msn:linearic@hotmail.com |
传 真:0755-82532766 |
email:maxim_zi@126.com |
公司地址: 深圳市福田区佳和大厦b座1802室 门市部:华强广场 q2a114展销柜 |