 |
|||||||
|
|||||||
|
|
|||||||
|
|||||||
|
|
| reg102na-5资料 | |
|
reg102na-5 |
|
file size : 116 kb
manufacturer: description:calibration delay, dual edge sampling and serial interface chip select. with a logic high or low on pin 14, this pin functions as calibration delay and sets the number of input clock cycles after power up before calibration begins (see section 1.1.1). with pin 14 floating, this pin acts as the enable pin for the serial interface input and the caldly value becomes "0" (short delay with no provision for a long power-up calibration delay). when this pin is floating or connected to a voltage equal to va/2, des (dual edge sampling) mode is selected where the "i" input is sampled at twice the input clock rate and the "q" input is ignored. see section 1.1.5.1. |
|
| 1pcs | 100pcs | 1k | 10k | ||
|
型 号：reg102na-5 厂 家： 封 装：0618 批 号：smd 数 量：7725 说 明： |
|||||
|
运 费： 所在地： 新旧程度： |
|||||
| 联系人：林浩/林妮 |
| 电 话：0755-82532799/82532766/83989559 |
| 手 机：13510168121/13725556003 |
| qq：496982847/351622092 |
| msn：linearic@hotmail.com |
| 传 真：0755-82532766 |
| email：maxim_zi@126.com |
| 公司地址： 深圳市福田区佳和大厦b座1802室 门市部：华强广场 q2a114展销柜 |
九游j9官网登录入口的版权所有：深圳市浩兴电子有限公司九游j9官网登录入口的版权所有 九游j9官网登录入口的技术支持：维库电子市场网
访问统计：
建议使用分辨率:1024*768 九游j9官网登录入口的友情链接
后台管理
