saa7188awp资料 | |
![]() |
saa7188awp |
file size : 116 kb
manufacturer: description:notes: 2. x =don't care. h = logic high, l = logic low. bwx = 0 signifies at least one byte write select is active, bwx = valid signifies that the desired byte write selects are asserted, see truth table for details. 3. write is defined by bw[a:b], and we. see truth table for read/write. 4. when a write cycle is detected, all i/os are three-stated, even during byte writes. 5. the dqs and dqp[a:b] pins are controlled by the current cycle and the oe signal. oe is asynchronous and is not sampled with the clock. 6. cen = h, inserts wait states. 7. device will power-up deselected and the i/os in a three-state condition, regardless of oe. 8. oe is asynchronous and is not sampled with the clock rise. it is masked internally during write cycles. during a read cycle dqs and dqp[a:b] = three-state when oe is inactive or when the device is deselected, and dqs and dqp[a:b] = data when oe is active. |
1pcs | 100pcs | 1k | 10k | ||
型 号:saa7188awp 厂 家: 封 装:0607 批 号:smd 数 量:1000 说 明: |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:林浩/林妮 |
电 话:0755-82532799/82532766/83989559 |
手 机:13510168121/13725556003 |
qq:496982847/351622092 |
msn:linearic@hotmail.com |
传 真:0755-82532766 |
email:maxim_zi@126.com |
公司地址: 深圳市福田区佳和大厦b座1802室 门市部:华强广场 q2a114展销柜 |