sc29101vf资料 | |
![]() |
sc29101vf |
file size : 116 kb
manufacturer: description: the serial interface centers on a fourteen bit shift register. the shift register shifts once per rising edge of the s_clock input. the serial input s_data must meet setup and hold timing as specified in the ac characteristics section of this document. the configuration latches will capture the value of the shift register on the highctoclow edge of the s_load input. see the programming section for more information. the test output reflects various internal node values, and is controlled by the t[2:0] bits in the serial data stream. in order to minimize the pll jitter, it is recommended to avoid active signal on the test output. |
1pcs | 100pcs | 1k | 10k | ||
型 号:sc29101vf 厂 家: 封 装:0633 批 号:smd 数 量:3700 说 明: |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:林浩/林妮 |
电 话:0755-82532799/82532766/83989559 |
手 机:13510168121/13725556003 |
qq:496982847/351622092 |
msn:linearic@hotmail.com |
传 真:0755-82532766 |
email:maxim_zi@126.com |
公司地址: 深圳市福田区佳和大厦b座1802室 门市部:华强广场 q2a114展销柜 |