sn74lv245argyr资料 | |
![]() |
sn74lv245argyr |
file size : 116 kb
manufacturer: description:adsc write accesses are initiated when the following condi- tions are satisfied: (1) adsc is asserted low, (2) adsp is deasserted high, (3) chip select is asserted active, and (4) the appropriate combination of the write inputs (gw, bwe, and bw[a:d]) are asserted active to conduct a write to the desired byte(s). adsc triggered write accesses require a single clock cycle to complete. the address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. the adv input is ignored during this cycle. if a global write is conducted, the data presented to the dqx is written into the corresponding address location in the memory core. if a byte write is conducted, only the selected bytes are written. bytes not selected during a byte write operation will remain unaltered. a synchronous self-timed write mechanism has been provided to simplify the write operations. |
1pcs | 100pcs | 1k | 10k | ||
型 号:sn74lv245argyr 厂 家: 封 装:0607 批 号:dip/sop 数 量:1746 说 明: |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:林浩/林妮 |
电 话:0755-82532799/82532766/83989559 |
手 机:13510168121/13725556003 |
qq:496982847/351622092 |
msn:linearic@hotmail.com |
传 真:0755-82532766 |
email:maxim_zi@126.com |
公司地址: 深圳市福田区佳和大厦b座1802室 门市部:华强广场 q2a114展销柜 |